## ST.ANNE'S

COLLEGE OF ENGINEERING AND TECHNOLOGY
(Approved by AICTE, New Delhi. Affiliated to Anna University, Chennai)
(An ISO 9001: 2015 Certified Institution)
ANGUCHETTYPALAYAM, PANRUTI - 607110


## 2017 REGULATION

DEPARTMENT OF ELECTRONICS \& COMMUNICATION
ENGINEERING.

## EC8261 CIRCUITS AND DEVICES LABORATORY

(I B.E II Semester Batch 2019-2023)

## EC8261 CIRCUITS AND DEVICES LABORATORY

## List of Experiments

1. Characteristics of PN junction diode
2. Characteristics of Zener diode
3. Characteristics of CE configuration.
4. Characteristics of CB configuration.
5. A.Characteristics of JFET .
B. Characteristics of MOSFET
6. Characteristics of SCR
7. A. Characteristics of Clipper
B. Characteristics of Clamper
C. Characteristics of FWR
8. A.Verification of Thevenin Theorems.
B. Verification of Norton's Theorems.
9. A. Verification of KVL
B. Verification of KCL.
10. Verification of Superposition Theorem.
11. A. Verification of Maximum Power Transfer
B. Verification of reciprocity Theorems.
12. Frequency response of series \& parallel resonance circuits.
13. Transient analysis of RL and RC circuits

## CHARACTERISTICS OF PN DIODE

## EX. NO: 1

## AIM:

To determine the forward and reverse characteristics of a PN diode.

## APPARATUS REQUIRED:

| S.NO | APPARATUS | RANGE | QUANTITY |
| :---: | :--- | :---: | :---: |
| 1 | RPS | $(0-30) \mathrm{V}$ | 1 |
| 2 | Resistor | $220 \Omega$ | 1 |
| 3 | DC Voltmeter | $(0-1) \mathrm{V}$ | 1 |
| 4 | DC Ammeter | $(0-100) \mathrm{mA}$ | 1 |
| 5 | Diode | IN4007 | 1 |
| 6 | Bread board | - | 1 |
| 7 | Connecting wires | - | Few |

## THEORY:

A semiconductor diode's current-voltage characteristic, or I-V curve, is related to the transport of carriers through the so-called depletion layer or depletion region that exists at the p-n junction between differing semiconductors.

If an external voltage is placed across the diode, an increasing electric field develops through the depletion zone which acts to slow and then finally stop recombination. At this point, there is a "built-in" potential across the depletion zone.

If an external voltage across the diode with the same polarity as the built-in potential, the depletion zone continues to act as an insulator, preventing any significant electric current flow. This is the reverse bias phenomenon.

However, if the polarity of the external voltage opposes the built-in potential, recombination can once again proceed, resulting in substantial electric current through the p-n junction. For silicon diodes, the built-in potential is approximately 0.6 V . Thus, if an external current is passed through the diode, about 0.6 V will be developed across the diode such that the P-doped region is positive with respect to
the N -doped region and the diode is said to be "turned on" as it has a forward bias.

At very large reverse bias, beyond the peak inverse voltage or PIV, a process called reverse breakdown occurs which causes a large increase in current that usually damages the device permanently. Also, following the end of forward conduction in any diode, there is reverse current for a short time. The device does not attain its full blocking capability until the reverse current ceases.

The second region, at reverse biases more positive than the PIV, has only a very small reverse saturation current. The third region is forward but small bias, where only a small forward current is conducted.

As the potential difference is increased above an arbitrarily defined "cut-in voltage" or "on-voltage" or "diode forward voltage drop (Vd)", the diode current becomes appreciable, and the diode presents a very low resistance.

The current-voltage curve is exponential. In a normal silicon diode at rated currents, the arbitrary "cut-in" voltage is defined as 0.6 to 0.7 volts. The value is different for other diode types - Schottky diodes can be as low as 0.2 V and red light-emitting diodes (LEDs) can be 1.4 V or more and blue LEDs can be up to 4.0 V .

At higher currents the forward voltage drop of the diode increases. A drop of 1 V to 1.5 V is typical at full rated current for power diodes.

V-I Characteristic equation or diode current equation is,

$$
\begin{aligned}
& \qquad \quad l=I_{0}\left[e^{V / \eta V_{T}}-1\right] \text { Amps } \\
& \text { Where, } \quad I_{0}=\text { reverse saturation current in amperes } \\
& \mathrm{V}=\text { Applied voltage } \\
& =\text { Efficiency (1 for germanium diode; } \\
& =\mathrm{kT} \text { volts } \\
& \text { Where, } \mathrm{k}=\text { Boltzmann's constant }=8.62 \times 10^{-5} \mathrm{eV} /{ }^{0} \mathrm{~K} \mathrm{~T}= \\
& \text { Temperature in }{ }^{0} \mathrm{~K}
\end{aligned}
$$

At room temperature of $27^{\circ} \mathrm{C}$,
$\mathrm{T}=27+273=300^{0} \mathrm{~K}$
$\therefore \mathrm{V}_{\mathrm{T}}=8.62 \times 10^{-5} \mathrm{X} 300$
$=25.86 \mathrm{mV}$

## SEMICONDUCTOR DIODE:



FORWARD BIAS CHARACTERISTICS:


## Circuit Diagram for Forward Bias

## PROCEDURE:

1. Connections are given as per the circuit diagram.
2. Power supply is switched ON.
3. By varying the RPS, the forward current is noted for various forward voltages.
4. The plot is drawn between the Forward voltage and Forward current.

From the plot the forward resistance is calculated.
Table for Forward Bias:

| S.No | Forward Voltage <br> Vf (mV) | Forward Current <br> If (mA) |
| :---: | :---: | :---: |
| 1 |  |  |
| 2 |  |  |
| 3 |  |  |
| 4 |  |  |
| 5 |  |  |
| 6 |  |  |
| 7 |  |  |
| 8 |  |  |

## MODEL GRAPH:



V-I Characteristics of a PN Diode

## CALCULATION:

Forward resistance, $\quad r_{f}=\frac{\text { Change in forward voltage }}{\text { Change in forward current }}=\frac{\Delta V_{f}}{\Delta I_{f}}$

## REVERSE BIAS CHARACTERISTICS:



## Circuit Diagram for Reverse Bias

## PROCEDURE:

1. Connections are given as per the circuit diagram.
2. Power supply is switched ON.
3. By varying the RPS, the reverse current is noted for various reverse voltages.
4. The plot is drawn between the reverse voltage and reverse current.
5. From the plot the reverse resistance is calculated.

## Table for Reverse Bias:

| S.No | Reverse Voltage <br> Vr (mV) | Reverse Current <br> Ir (mA) |
| :---: | :--- | :--- |
| 1 |  |  |
| 2 |  |  |
| 3 |  |  |
| 4 |  |  |
| 5 |  |  |
| 6 |  |  |
| 7 |  |  |
| 8 |  |  |

## CALCULATION:

(i) Reverse resistance, $\quad r_{r}=\frac{\text { Change in reverse voltage }}{\text { Change in reverse current }}=\frac{\Delta V_{r}}{\Delta \mathrm{I}_{\mathrm{r}}}$

## RESULT:

Thus the V-I characteristics of a PN diode is drawn for both forward and reverse bias condition.

## CHARACTERISTICS OF ZENER DIODE

## EX. NO: 2

## AIM:

To determine the forward and reverse characteristics of a zener diode.

## APPARATUS REQUIRED:

| S.NO | APPARATUS | RANGE | QUANTITY |
| :---: | :--- | :---: | :---: |
| 1 | RPS | $(0-30) \mathrm{V}$ | 1 |
| 2 | Resistor | $220 \Omega$ | 1 |
| 3 | DC Voltmeter | $(0-1) \mathrm{V}$ | 1 |
| 4 | DC Ammeter | $(0-100) \mathrm{mA}$ | 1 |
| 5 | Zener Diode | IN4730 | 1 |
| 6 | Bread board | - | 1 |
| 7 | Connecting wires | - | Few |

## THEORY:

Zener diode is a special diode with increased amounts of doping. This is to compensate for the damage that occurs in the case of a pn junction diode when the reverse bias exceeds the breakdown voltage and thereby current increases at a rapid rate.

Applying a positive potential to the anode and a negative potential to the cathode of the zener diode establishes a forward bias condition. The forward characteristic of the zener diode is same as that of a $p n$ junction diode i.e. as the applied potential increases the current increases exponentially. Applying a negative potential to the anode and positive potential to the cathode reverse biases the zener diode.

As the reverse bias increases the current increases rapidly in a direction opposite to that of the positive voltage region. Thus under reverse bias condition breakdown occurs. It occurs because there is a strong electric filed in the region
of the junction that can disrupt the bonding forces within the atom and generate carriers. The breakdown voltage depends upon the amount of doping. For a heavily doped diode depletion layer will be thin and breakdown occurs at low reverse voltage and the breakdown voltage is sharp. Whereas a lightly doped diode has a higher breakdown voltage. This explains the zener diode characteristics in the reverse bias region.

## SYMBOL OF ZENER DIODE:



## FORWARD BIAS CHARACTERISTICS:



## Circuit Diagram for Forward Bias

## PROCEDURE:

1. Connections are given as per the circuit diagram.
2. Power supply is switched ON .
3. By varying the RPS, the forward current is noted for various forward voltages.
4. The plot is drawn between the Forward voltage and Forward current.
5. From the plot the forward resistance is calculated.

Table for Forward Bias:

| S.No | Forward Voltage <br> Vf (mV) | Forward Current <br> If (mA) |
| :---: | :---: | :---: |
| 1 |  |  |
| 2 |  |  |
| 3 |  |  |
| 4 |  |  |
| 5 |  |  |
| 6 |  |  |
| 7 |  |  |
| 8 |  |  |

## MODEL GRAPH:



Forward Characteristics of a Zener Diode

## CALCULATION:

Forward resistance, $\quad r_{f}=\frac{\text { Change in forward voltage }}{\text { Change in forward current }}=\frac{\Delta V_{f}}{\Delta I_{f}}$

## REVERSE BIAS CHARACTERISTICS:



## Circuit Diagram for Reverse Bias

## PROCEDURE:

1. Connections are given as per the circuit diagram.
2. Power supply is switched ON .
3. By varying the RPS, the reverse current is noted for various reverse voltages.
4. The plot is drawn between the reverse voltage and reverse current.
5. From the plot the reverse resistance is calculated.

Table for Reverse Bias:

| S.No | Reverse Voltage <br> Vr (mV) | Reverse Current <br> Ir (mA) |
| :---: | :---: | :---: |
| 1 |  |  |
| 2 |  |  |
| 3 |  |  |
| 4 |  |  |
| 5 |  |  |
| 6 |  |  |
| 7 |  |  |
| 8 |  |  |

## MODEL GRAPH:



## Reverse Characteristics of a Zener Diode

CALCULATION:
Reverse resistance, $\quad r_{r}=\frac{\text { Change in reverse voltage }}{\text { Change in reverse current }}=\frac{\Delta V_{r}}{\Delta \mathrm{I}_{\mathrm{r}}}$

RESULT:
Thus the V-I characteristics of a Zener diode is drawn for both forward and reverse bias condition.

## CHARACTERISTICS OF BJT IN CE CONFIGURATION

EX. NO : 3

## AIM:

To plot the input and output characteristics of a bipolar junction transistor (BJT) in common emitter (CE) configuration.

## APPARATUS REQUIRED:

| S.NO | APPARATUS | RANGE | QUANTITY |
| :---: | :--- | :---: | :---: |
| 1 | RPS | $(0-30) \mathrm{V}$ | 2 |
| 2 | Resistor | $1 \mathrm{~K} \Omega$ | 2 |
| 3 | DC Voltmeter | $(0-30) \mathrm{V}$ | 1 |
| 4 | DC Voltmeter | $(0-10) \mathrm{V}$ | 1 |
| 5 | DC Ammeter | $(0-50) \mu \mathrm{A}$ | 1 |
| 6 | DC Ammeter | $(0-30) \mathrm{mA}$ | 1 |
| 7 | BJT | BC547 | 1 |
| 8 | Bread board | - | 1 |
| 9 | Connecting wires | - | Few |

## THEORY:



Pin Diagram of BJT


Symbol of BJT

The input is applied between emitter and base and output is taken from the collector and emitter. Here, emitter of the transistor is common to both input and output circuits and hence the name common emitter (CE) configuration.

Regardless of circuit configuration, the base emitter junction is always forward biased while the collector-base junction is always reverse biased, to operate transistor in active region.


Circuit Diagram for a BJT in CE Configuration

## INPUT CHARACTERISTICS:

## PROCEDURE:

1. Connections are given as per the circuit diagram.
2. The supply is switched ON .
3. The collector-emitter voltage VCE is kept constant.
4. By varying the emitter-base voltage VBE, the various base current IB is noted.
5. The same procedure is repeated for various collector-emitter voltages VCE.
6. The input characteristic is the curve between input current IB and input voltage VBE at constant collector-emitter voltage VCE. The base current is taken along Y -axis and base-emitter voltage along X -axis.


Input Characteristics of a Transistor in CB Configuration
Table for Input Characteristics:

| S.No | VCE $=2 \mathrm{~V}$ |  | VCE $=4 \mathrm{~V}$ |  |
| :---: | :---: | :---: | :---: | :---: |
|  | VBE (volts) | IB $(\mu \mathrm{A})$ | VBE (volts) | IB $(\mu \mathrm{A})$ |
|  |  |  |  |  |
| 2 |  |  |  |  |
| 3 |  |  |  |  |
| 4 |  |  |  |  |
| 5 |  |  |  |  |
| 6 |  |  |  |  |
| 7 |  |  |  |  |
| 8 |  |  |  |  |

From this characteristic we observe the following important points.

1. As the input to a transistor in the CE configuration is between the base-toemitter junctions, the CE input characteristics resembles a family of forwardbiased diode curves.
2. After the cut-in voltage (barrier potential, normally 0.7 V for silicon and 0.3 V for Germanium), the base current (IB) increases rapidly with small increase in emitter-base voltage (VEB). It means that input resistance is very small. Because input resistance is a ratio of change in emitter-base voltage ( $\triangle \mathrm{VEB}$ ) to the resulting changes in base current $(\Delta \mathrm{IB})$ at constant collector-emitter voltage (VCE), this resistance is also known as the dynamic input resistance of the transistor in CE configuration.
3. For a fixed value of VBE, IB decreases as VCE is increased. A larger value of VCE results in a large reverse bias at collector-base p-n junction. This increases the depletion region and reduces the effective width of the base. Hence, there are fewer recombinations in the base region, reducing the base current IB.

## OUTPUT CHARACTERISTICS:

## PROCEDURE:

1. Connections are given as per the circuit diagram.
2. The supply is switched ON.
3. The base current IB is kept constant.
4. By varying the collector-emitter voltage VCE, the various collector current IC is noted.
5. The same procedure is repeated for various base current IB.
6. The output characteristic is the curve between collector current IC and collector emitter voltage VCE at constant base current IB. The collector current is taken along Y -axis and collector-emitter voltage magnitude along X-axis.


Output Characteristics of a Transistor in CB Configuration
Table for Output Characteristics:

| S.No | IB $=0 \mu \mathrm{~A}$ |  | IB $=20 \mu \mathrm{~A}$ |  | IB $=40 \mu \mathrm{~A}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | VCE(volts) | IC (mA) | VCE(volts) | IC (mA) | VCE(volts) | IC (mA) |
| 1 |  |  |  |  |  |  |
| 2 |  |  |  |  |  |  |
| 3 |  |  |  |  |  |  |
| 4 |  |  |  |  |  |  |
| 5 |  |  |  |  |  |  |
| 6 |  |  |  |  |  |  |
| 7 |  |  |  |  |  |  |

From the output characteristics we can see that,

1. The change in collector-emitter voltage ( $\triangle \mathrm{VCE}$ ) causes the little change in the collector current ( $\Delta \mathrm{IC}$ ) for constant base current IB.
2. The output characteristic of common emitter configuration consists of three regions: Active, Saturation, and cut-off.
3. Active region: The region where the curves are approximately horizontal is the "active" region of the CE configuration. In the active region, the collector junction is reverse biased. As VCE is increased, reverse bias increases. This causes depletion region to spread more in base than in collector, reducing the chances of recombination in the base.
4. Saturation region : If VCE is reduced to a small value such as 0.2 V , then collector-base junction becomes forward biased, since the emitter base junction is already forward biased by 0.7 V . The input junction in CE configuration is base to emitter junction, which is always forward biased to operate transistor in active region. Thus input characteristics of CE configuration are similar to forward characteristics of p-n junction diode. When both the junctions are forward biased, the transistor operates in the saturation region, which is indicated on the output characteristics. The saturation value of VCE, designated VCE (sat) usually ranges between 0.1 V to 0.3 V .
5. Cut-off region: When the input base current is made equal to zero, the collector current is the reverse leakage current. Accordingly, in order to cut-off the transistor, it is not enough to reduce $\mathrm{IB}=0$. Instead, it is necessary to reverse bias the emitter junction slightly. We shall define cut-off as the condition where the collector current is equal to reverse saturation current and the emitter current is zero.

## RESULT:

Thus the input and output characteristics of a bipolar junction transistor in common emitter configuration is analyzed.

## CHARACTERISTICS OF BJT IN CB CONFIGURATION

EX. NO : 4

## AIM:

To plot the input and output characteristics of a bipolar junction transistor (BJT) in common base (CB) configuration.

## APPARATUS REOUIRED:

| S.NO | APPARATUS | RANGE | QUANTITY |
| :---: | :--- | :---: | :---: |
| 1 | RPS | $(0-30) \mathrm{V}$ | 2 |
| 2 | Resistor | $1 \mathrm{~K} \Omega$ | 2 |
| 3 | DC Voltmeter | $(0-30) \mathrm{V}$ | 2 |
| 4 | DC Ammeter | $(0-10) \mathrm{mA}$ | 1 |
| 5 | DC Ammeter | $(0-30) \mathrm{mA}$ | 1 |
| 6 | BJT | BC547 | 1 |
| 7 | Bread board | - | 1 |
| 8 | Connecting wires | - | Few |

## THEORY:




The input is applied between emitter and base and output is taken from the collector and base. Here, base of the transistor is common to both input and output circuits and hence the name common base configuration.

Regardless of circuit configuration, the base emitter junction is always forward biased while the collector-base junction is always reverse biased, to operate transistor in active region.

## Circuit Diagram for a BJT in CB Configuration



## INPUT CHARACTERISTICS:

## PROCEDURE:

1. Connections are given as per the circuit diagram.
2. The supply is switched ON .
3. The collector-base voltage VCB is kept constant.
4. By varying the emitter-base voltage VEB, the various emitter current IE is noted.
5. The same procedure is repeated for various collector-base voltages VCB.
6. The input characteristic is the curve between input current IE and input voltage VEB at constant collector-base voltage VCB. The emitter current is taken along Y -axis and emitter base voltage along X -axis

## Input Characteristics of a Transistor in CB Configuration



Table for Input Characteristics:

| S.No | VCB $=5 \mathrm{~V}$ |  | VCB $=10 \mathrm{~V}$ |  |
| :---: | :---: | :---: | :---: | :---: |
|  | VEB(volts) | IE (mA) | VEB(volts) | IE (mA) |
|  |  |  |  |  |
| 2 |  |  |  |  |
| 3 |  |  |  |  |
| 4 |  |  |  |  |
| 5 |  |  |  |  |

From this characteristic we can observe the following important points

1. After the cut-in voltage (barrier potential, normally 0.7 V for silicon and
0.3 V for Germanium), the emitter current (IE) increases rapidly with small increase in emitter-base voltage (VEB). It means that input resistance is very small. Because input resistance is a ratio of change in emitter-base voltage
$(\triangle \mathrm{VEB})$ to the resulting changes in emitter current ( $\Delta \mathrm{IE}$ ) at constant collector-base voltage (VCB), this resistance is also known as the dynamic input resistance of the transistor in CB configuration.
2. It can be observed that there is slight increase in emitter current (IE) with increase in VCB. This is due to change in the width of the depletion region in the base region under the reverse biased condition.

## OUTPUTCHARACTERISTICS:

## PROCEDURE:

1. Connections are given as per the circuit diagram.
2. The supply is switched ON.
3. The emitter current IE is kept constant.
4. By varying the collector-base voltage VCB , the various collector current IC is noted.
5. The same procedure is repeated for various emitter current IE.
6. The output characteristic is the curve between collector current IC and collector base voltage VCB at constant emitter current IE. The collector current is taken along Y -axis and collector-base voltage magnitude along X-axis.


Output Characteristics of a Transistor in CB Configuration
Table for Output Characteristics:

|  | $\mathrm{IE}=0 \mathrm{~mA}$ |  | $\mathrm{IE}=2 \mathrm{~mA}$ |  | $\mathrm{IE}=4 \mathrm{~mA}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | VBC(volts) | $\begin{gathered} \mathrm{IC} \\ (\mathrm{~mA}) \\ \hline \end{gathered}$ | VBC(volts) | $\begin{gathered} \mathrm{IC} \\ (\mathrm{~mA}) \end{gathered}$ | VBC (volts | $\begin{gathered} \mathrm{IC} \\ (\mathrm{~mA}) \\ \hline \end{gathered}$ |
| 1 |  |  |  |  |  |  |
| 2 |  |  |  |  |  |  |
| 3 |  |  |  |  |  |  |
| 4 |  |  |  |  |  |  |
| 5 |  |  |  |  |  |  |

The output characteristic has three basic regions: Active, cut-off and saturation.

| State | Emitter Base Junction | Collector Base Junction |
| :---: | :---: | :---: |
| Active | Forward Biased | Reverse Biased |
| Cut-off | Reverse Biased | Reverse Biased |
| Saturation | Forward Biased | Forward Biased |

2. In active region, IC is approximately equal to IE and transistor works as an amplifier.
3. The region below the curve $\mathrm{IE}=0$ is called as cut-off region.
4. The saturation region is that region of the characteristics which is to the left of VCB $=0 \mathrm{~V}$. The exponential increase in collector current as the voltage VCB increases towards 0 V .
5. As IE increases IC also increases. Thus, IC depends upon input current IE but not on collector voltage. Hence, input current controls output current. Since transistor requires some current to drive it, it is called current operating device.

## RESULT:

Thus the input and output characteristics of a bipolar junction transistor in common base configuration is analyzed.

## JFET CHARACTERISTICS

## EX NO:5A

AIM: a). To draw the drain and transfer characteristics of a given
FET.
b). To find the drain resistance $\left(\mathrm{r}_{\mathrm{d}}\right)$ amplification factor $(\mu)$ and

Tran conductance ( $\mathrm{g}_{\mathrm{m}}$ ) of the given FET.

## APPARATUS:

| S.NO | APPARATUS | RANGE | QUANTIT <br> Y |
| :---: | :--- | :---: | :---: |
| 1 | RPS | $(0-30) \mathrm{V}$ | 2 |
| 2 | Resistor | $1 \mathrm{~K} \Omega$ | 2 |
| 3 | DC Voltmeter | $(0-20) \mathrm{V}$ | 1 |
| 4 | DC Ammeter | $(0-50) \mathrm{mA}$ | 1 |
| 5 | JFET | BFW11 | 1 |
| 6 | Bread board | - | 1 |
| 7 | Connecting wires | - | Few |

## THEORY:

A FET is a three terminal device, having the characteristics of high input impedance and less noise, the to Source junction of the FET s always reverse biased. In response to small applied voltage from drain to source, the n-type bar acts as sample resistor, and the drain current increases linearly with $\mathrm{V}_{\mathrm{DS}}$.

With increase in $I_{D}$ the ohmic voltage drop between the source and the channel region reverse biases the junction and the conducting position of the channel begins to remain constant.

The $V_{D S}$ at this instant is called "pinch of voltage".

If the gate to source voltage $\left(\mathrm{V}_{\mathrm{GS}}\right)$ is applied in the direction to provide additional reverse bias, the pinch off voltage ill is decreased.

In amplifier application, the FET is always used in the region beyond the pinch-off.

$$
\mathrm{F}_{\mathrm{DS}}=\mathrm{I}_{\mathrm{DSS}}\left(1-\mathrm{V}_{\mathrm{GS}} / \mathrm{V}_{\mathrm{P}}\right)^{\wedge} 2
$$

## CIRCUIT DIAGRAM



## PROCEDURE:

1. All the connections are made as per the circuit diagram.
2. To plot the drain characteristics, keep $\mathrm{V}_{\mathrm{GS}}$ constant at 0 V .
3. Vary the $V_{D D}$ and observe the values of $V_{D S}$ and $I_{D}$.
4. Repeat the above steps 2,3 for different values of $\mathrm{V}_{\mathrm{GS}}$ at 0.1 V and 0.2 V .
5. All the readings are tabulated.
6. To plot the transfer characteristics, keep $\mathrm{V}_{\mathrm{DS}}$ constant at 1 V .
7. Vary $\mathrm{V}_{\mathrm{GG}}$ and observe the values of $\mathrm{V}_{\mathrm{GS}}$ and $\mathrm{I}_{\mathrm{D}}$.
8. Repeat steps 6 and 7 for different values of $\mathrm{V}_{\mathrm{DS}}$ at 1.5 V and 2 V .
9. The readings are tabulated.
10. From drain characteristics, calculate the values of dynamic resistance $\left(r_{d}\right)$ by using the formula

$$
\mathrm{r}_{\mathrm{d}}=\Delta \mathrm{V}_{\mathrm{DS}} / \Delta \mathrm{I}_{\mathrm{D}}
$$

11. From transfer characteristics, calculate the value of transconductace $\left(\mathrm{g}_{\mathrm{m}}\right)$ By using the formula

$$
\mathrm{G}_{\mathrm{m}}=\Delta \mathrm{I}_{\mathrm{D}} / \Delta \mathrm{V}_{\mathrm{DS}}
$$

12. Amplification factor $(\mu)=$ dynamic resistance. Tran conductance

$$
\mu=\Delta \mathrm{V}_{\mathrm{DS}} / \Delta \mathrm{V}_{\mathrm{GS}}
$$

## OBSERVATIONS:

DRAIN CHARACTERISTICS:

| S.NO | $\mathbf{V}_{\mathbf{G S}}=\mathbf{0 V}$ |  | $\mathbf{V}_{\mathbf{G S}}=\mathbf{- 1 V}$ |  | $\mathbf{V}_{\mathbf{G S}=} \mathbf{- 2 V}$ |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  | $\mathbf{V}_{\mathbf{D S}}(\mathbf{V})$ | $\mathbf{I}_{\mathbf{D}}(\mathbf{m A})$ | $\mathbf{V}_{\mathbf{D S}}(\mathbf{V})$ | $\mathbf{I}_{\mathbf{D}}(\mathbf{m A})$ | $\mathbf{V}_{\mathbf{D S}}(\mathbf{V})$ | $\mathbf{I}_{\mathbf{D}}(\mathbf{m A})$ |
|  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |

TRANSFER CHARACTERISTICS:

| $\mathbf{S . N O}$ | $\mathbf{V}_{\mathbf{D S}}$ <br> $=\mathbf{0 . 5 V}$ |  | $\mathbf{V}_{\mathbf{D S}}=\mathbf{1 V}$ |  | $\mathbf{V}_{\mathbf{D S}}$ <br> $=\mathbf{1 . 5 V}$ |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  | $\mathbf{V}_{\mathbf{G S}}(\mathbf{V})$ | $\mathbf{I}_{\mathbf{D}}(\mathbf{m A})$ | $\mathbf{V}_{\mathbf{G S}}(\mathbf{V})$ | $\mathbf{I}_{\mathbf{D}}(\mathbf{m A})$ | $\mathbf{V}_{\mathbf{G S}}(\mathbf{V})$ | $\mathbf{I}_{\mathbf{D}}(\mathbf{m A})$ |
|  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |

## MODEL GRAPH:

TRANSFER CHARACTERISTICS


## DRAIN CHARACTERISTICS



## PRECAUTIONS:

1. The three terminals of the FET must be care fully identified
2. Practically FET contains four terminals, which are called source, drain, Gate, substrate.
3. Source and case should be short circuited.
4. Voltages exceeding the ratings of the FET should not be applied.

## RESULT:

The drain and transfer characteristics of a given FET are drawn. The dynamic resistance ( $\mathrm{r}_{\mathrm{d}}$ ), amplification factor $(\mu)$ and Tran conductance $\left(\mathrm{g}_{\mathrm{m}}\right)$ of the given FET are calculated.

## CHARACTERISTICS OF MOSFET

## EX. NO : 5B

## AIM:

To plot the drain and transfer characteristics of a n-channel depletion type Metal Oxide Semiconductor Junction Field Effect Transistor (MOSFET).

## APPARATUS REQUIRED:

| S.NO | APPARATUS | RANGE | QUANTITY |
| :---: | :--- | :---: | :---: |
| 1 | RPS | $(0-30) \mathrm{V}$ | 2 |
| 2 | Resistor | $220 \Omega$ | 2 |
| 3 | DC Voltmeter | $(0-10) \mathrm{V}$ | 1 |
| 4 | DC Voltmeter | $(0-30) \mathrm{V}$ | 1 |
| 5 | DC Ammeter | $(0-30) \mathrm{mA}$ | 1 |
| 6 | MOSFET |  | 1 |
| 7 | Bread board | - | 1 |
| 8 | Connecting wires | - | Few |

## THEORY:



The metal-oxide-semiconductor field-effect transistor (MOSFET, MOS- FET, or MOS FET) is a device used to amplify or switch electronic signals. The MOSFET differs from JFET in that it has no p-n junction structure. Instead, the gate of the MOSFET insulated from the channel by a silicon dioxide $\left(\mathrm{SiO}_{2}\right)$ layer. Due to this the input resistance of MOSFET is greater than JFET.

## CIRCUIT DIAGRAM



## DRAIN CHARACTERICTICS:

PROCEDURE:

1. Connections are given as per the circuit diagram.
2. The supply is switched ON.
3. The gate-source voltage $\mathrm{V}_{\mathrm{G}}$ is kept constant.
4. By varying the drain-source voltage $\mathrm{V}_{\mathrm{Ds}}$, the various drain current Id is noted.
5. The same procedure is repeated for various gate-source voltage $\mathrm{V}_{\mathrm{GS}}$

## MODEL GRAPH:



## Table for Drain Characteristics:

| S.No | $\mathrm{V}_{\mathrm{GS}}=$ |  | $\mathrm{V}_{\mathrm{GS}}=$ |  |
| :---: | :---: | :---: | :---: | :---: |
|  | $\begin{gathered} \mathbf{I D}_{\mathbf{n}} \\ (\mathbf{m A}) \end{gathered}$ | Vos(volts) | $\begin{gathered} \text { ID } \\ (\mathbf{m A}) \end{gathered}$ | Vos(volts) |
| 1 |  |  |  |  |
| 2 |  |  |  |  |
| 3 |  |  |  |  |
| 4 |  |  |  |  |
| 5 |  |  |  |  |
| 6 |  |  |  |  |
| 7 |  |  |  |  |

## TRANSFER CHARACTERISTICS:

## PROCEDURE:

1. Connections are given as per the circuit diagram.
2. The supply is switched ON.
3. The drain-source voltage $V_{D S}$ is kept constant.
4. By varying the gate-source voltage $\mathrm{V}_{\mathrm{GS}}$, the various drain current $\mathrm{I}_{\mathrm{D}}$ is noted.
5. The same procedure is repeated for various drain-source voltage VDs.

## MODEL GRAPH:



Table for Transfer Characteristics:

| S.No | V $_{\text {DS }}=$ |  | V $_{\text {DS }}=$ |  |
| :---: | :---: | :---: | :---: | :---: |
|  | V GS(volts) | $\mathbf{I}_{\mathbf{D}}(\mathbf{m A})$ | $\mathbf{V}_{\mathbf{G S}}($ volts $)$ | $\mathbf{I}_{\mathbf{D}}(\mathbf{m A})$ |
| 1 |  |  |  |  |
| 2 |  |  |  |  |
| 3 |  |  |  |  |
| 4 |  |  |  |  |
| 5 |  |  |  |  |
| 6 |  |  |  |  |
| 7 |  |  |  |  |

## RESULT:

Thus the drain and transfer characteristics of a metal oxide semiconductor junction field effect transistor is analyzed.

## SILICON-CONTROLLED RECTIFIER(SCR) CHARACTERISTICS

## EX NO: 6

AIM: To draw the V-I Charateristics of SCR

## APPARATUS:

| S.NO | APPARATUS | RANGE | QUANTIT <br> $\mathbf{Y}$ |
| :---: | :--- | :---: | :---: |
| 1 | RPS | $(0-30) \mathrm{V}$ | 2 |
| 2 | Resistor | $1 \mathrm{~K} \Omega, 10 \mathrm{~K}$ | 2 |
| 3 | DC Voltmeter | $(0-10) \mathrm{V}$ | 1 |
| 4 | DC Ammeter | $(0-30) \mathrm{mA}$ | 1 |
| 5 | DC Ammeter | $(0-50) \mathrm{mA}$ | 1 |
| 6 | SCR | TY616 | 1 |
| 7 | Bread board | - | 1 |
| 8 | Connecting wires | - | Few |

## CIRCUIT DIAGRAM:



## THEORY:

It is a four layer semiconductor device being alternate of P-type and N -type silicon. It consists os 3 junctions $\mathrm{J}_{1}, \mathrm{~J}_{2}, \mathrm{~J}_{3}$ the $\mathrm{J}_{1}$ and $\mathrm{J}_{3}$ operate in forward direction and $\mathrm{J}_{2}$ operates in reverse direction and three terminals
called anode A, cathode $K$, and a gate $G$. The operation of SCR can be studied when the gate is open and when the gate is positive with respect to cathode.


Cathode

Schematic symbol

When gate is open, no voltage is applied at the gate due to reverse bias of the junction $\mathrm{J}_{2}$ no current flows through $\mathrm{R}_{2}$ and hence SCR is at cutt off. When anode voltage is increased $\mathrm{J}_{2}$ tends to breakdown.

When the gate positive, with respect to cathode $\mathrm{J}_{3}$ junction is forward biased and $\mathrm{J}_{2}$ is reverse biased .Electrons from N -type material move across junction $\mathrm{J}_{3}$ towards gate while holes from P-type material moves across junction $\mathrm{J}_{3}$ towards cathode. So gate current starts flowing ,anode current increaase is in extremely small current junction $\mathrm{J}_{2}$ break down and SCR conducts heavily.

When gate is open thee breakover voltage is determined on the minimum forward voltage at which SCR conducts heavily.Now most of the supply voltage appears across the load resistance. The holfing current is the maximum anode current gate being open, when break over occurs.

## PROCEDURE:

1. Connections are made as per circuit diagram.
2. Keep the gate supply voltage at some constant value
3. Vary the anode to cathode supply voltage and note down the readings of voltmeter and ammeter.Keep the gate voltage at standard value.
4. A graph is drawn between $\mathrm{V}_{\mathrm{AK}}$ and $\mathrm{I}_{\mathrm{AK}}$.

## OBSERVATION

| $\mathbf{V}_{\mathbf{A K}(\mathbf{V})}$ | $\mathbf{I}_{\mathbf{A K}}(\boldsymbol{\mu \mathbf { A } )}$ |
| :--- | :--- |
|  |  |
|  |  |

## MODEL WAVEFORM:



SCR Characteristics are observed and plotted.

## CHARACTERISTICS OF CLIPPERS

## EX NO:7A

## AIM:

To construct and study the operation of clipper circuits.

## APPARATUS REQUIRED:

| S.No | COMPONENTS | RANGE/SPECIFICATION | QUANTITY |
| ---: | :---: | :---: | :---: |
| 1. | Resistor | $10 \mathrm{~K} \Omega$ | 1 each |
| 2. | CRO | $(0-20) \mathrm{MHZ}$ | 1 |
| 3. | Diode | IN 4001 | 1 |
| 4. | Bread Board |  | 1 |
| 5. | Regulated power <br> Supply | $(0-30) \mathrm{V}$ | 1 |

## THEORY:

The basic action of a clipper circuit is to remove certain portions of the waveform, above or below certain levels as per the requirements. Thus the circuits which are used to clip off unwanted portion of the waveform, without distorting the remaining part of the waveform are called clipper circuits or Clippers. The half wave rectifier is the best and simplest type of clipper circuit which clips off the positive/negative portion of the input signal. The clipper circuits are also called limiters or slicers.

## PROCEDURE

## Clipper Circuit

1. Connect the components and apparatus as shown in the circuit diagram.
2. Set input, sinusoidal signal of $8 \mathrm{Vp}-\mathrm{p}$ and 1 kHz frequency and the reference voltage as 2 V using RPS.
3. Observe the output across the diode using CRO.Plot the input and output signal in a linear graph

## NEGATIVE PEAK CLIPPER



## MODEL GRAPH

1


## Theoretical calculations:

$\mathrm{Vr}=2 \mathrm{v}, \mathrm{V} \gamma=0.6 \mathrm{v}$
When the diode is forward biased $\mathrm{Vo}=-(\mathrm{Vr}+\mathrm{V} \gamma)=-(2 \mathrm{v}+0.6 \mathrm{v})=-2.6 \mathrm{v}$ When the diode isreverse biased the $\mathrm{Vo}=\mathrm{Vi}$

TABULATION FOR NEGATIVE CLIPPER:

| S.NO | INPUT |  | OUTPUT |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | TIME | AMPLITUDE | TIME | AMPLITUDE |  |
|  |  |  |  |  |  |
|  |  |  |  |  |  |
|  |  |  |  |  |  |

TABULATION FOR POSITIVE CLIPPER:

| S.NO | INPUT |  | OUTPUT |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | TIME | AMPLITUDE | TIME | AMPLITUDE |  |
|  |  |  |  |  |  |
|  |  |  |  |  |  |
|  |  |  |  |  |  |

Thus the clipper circuits are designed and the output waveforms are observed.

## CLAMPER CIRCUIT

## EX NO:7B

AIM:

- To construct and study the output waveforms of clamper circuits.


## APPARATUS REQUIRED:

| S.No | COMPONENTS | RANGE/SPECIFICATION | QUANTITY |
| ---: | :---: | :---: | :---: |
| 1. | CRO | $(0-30) \mathrm{MHZ}$ | 1 each |
| 2. | Capacitor | $1000 \mu \mathrm{f} / 25 \mathrm{~V}$ | 1 |
| 3. | Diode | IN 4001 | 1 |
| 4. | Bread Board |  | 1 |
| 5. | Regulated power <br> supply | $(0-30) \mathrm{V}$ | 1 |

## PROCEDURE

## Clamper Circuit

1. Connect the components and apparatus as shown in the circuit diagram.
2. Set input, sinusoidal signal of $8 \mathrm{Vp}-\mathrm{p}$ and 1 kHz frequency
3. Observe the output across the load resistance using CRO.
4. Plot the input and output signal in a linear graph.

## CIRCUIT DIAGRAM

## POSITIVE CLAMPER



## CIRCUIT DIAGRAM

## NEGATIVECLAMPER




TABULATION FOR POSITIVE CLAMPER:

| S.NO | INPUT |  | OUTPUT |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | TIME | AMPLITUDE | TIME | AMPLITUDE |  |
|  |  |  |  |  |  |
|  |  |  |  |  |  |
|  |  |  |  |  |  |

## RESULT:

Thus the clamper circuits are designed and the output waveforms are observed.

## FULL-WAVE RECTIFIER

## EX NO:7C

AIM:-To find the Ripple factor and regulation of a Full-wave Rectifier with and without filter.

| APPARATUS:- $\quad$ | Experimental Board |
| :--- | :--- |
|  | Transformer (6-0-6v). |
|  | P-n Diodes, (lN4007) ---2 No's |
|  | Multimeters $\quad-2 \mathrm{No}$ 's |
|  | Filter Capacitor $(100 \mu \mathrm{~F} / 25 \mathrm{v})-$ |
|  | Connecting Wires |
|  | Load resistor, $1 \mathrm{~K} \Omega$ |

## THEORY:-

The circuit of a center-tapped full wave rectifier uses two diodes D1\&D2. During positive half cycle of secondary voltage (input voltage), the diode D1 is forward biased and D2is reverse biased.

The diode D 1 conducts and current flows through load resistor $\mathrm{R}_{\mathrm{L}}$. During negative half cycle, diode

D2 becomes forward biased and D1 reverse biased. Now, D2 conducts and current flows through the load resistor $R_{L}$ in the same direction. There is a continuous current flow through the load resistor $\mathrm{R}_{\mathrm{L}}$, during both the half cycles and will get unidirectional current as show in the model graph. The difference between full wave and half wave rectification is that a full wave rectifier allows unidirectional (one way) current to the load during the entire 360 degrees of the input signal and half-wave rectifier allows this only during one half cycle (180 degree).

## CIRCUIT DIAGRAM:-



## PROCEDURE:

1. Connections are made as per the circuit diagram.
2. Connect the ac mains to the primary side of the transformer and the secondary side to the rectifier.
3. Measure the ac voltage at the input side of the rectifier.
4. Measure both ac and dc voltages at the output side the rectifier.
5. Find the theoretical value of the dc voltage by using the formula $\mathrm{Vdc}=2 \mathrm{Vm} / \Pi$
6. Connect the filter capacitor across the load resistor and measure the values of Vac and Vdc at the output.
7. The theoretical values of Ripple factors with and without capacitor are calculated.
8. From the values of Vac and Vdc practical values of Ripple factors are calculated. The practical values are compared with theoretical values.

## THEORITICAL CALCULATIONS:-

$$
\begin{aligned}
& \mathrm{Vrms}=\mathrm{Vm} / \sqrt{ } 2 \\
& \mathrm{Vm}=\mathrm{Vrms} \sqrt{ } 2 \\
& \mathrm{Vdc}=2 \mathrm{Vm} / \Pi
\end{aligned}
$$

(i)Without filter:

Ripple factor, $\mathrm{r}=\sqrt{ }(\mathrm{Vrms} / \mathrm{Vdc})^{2}-1=0.482$

Ripple factor, $\mathrm{r}=1 /\left(4 \sqrt{ } 3 \mathrm{fC} \mathrm{R}_{\mathrm{L}}\right) \quad$ where $\mathrm{f}=50 \mathrm{~Hz}$

$$
\begin{aligned}
& \mathrm{C}=100 \mu \mathrm{~F} \\
& \mathrm{R}_{\mathrm{L}}=1 \mathrm{~K} \Omega
\end{aligned}
$$

## PRACTICAL CALCULATIONS:

Without filter:- Vac=
Vdc=
Ripple factor, $\mathrm{r}=\mathrm{Vac} / \mathrm{Vdc}$
With filters:- Vac=
Vdc=
Ripple factor $=\mathrm{Vac} / \mathrm{Vdc}$

## Without Filter

Vrms $=\mathrm{Vm} / \sqrt{ } 2 \quad, \quad \mathrm{Vdc}=2 \mathrm{Vm} / \Pi, \quad \mathrm{Vac}=\sqrt{ }\left(\mathrm{Vrms}^{2}-\mathrm{Vdc}^{2}\right)$

| S.NO | $\mathbf{R L}(\mathbf{O H M})$ | $\mathbf{V}_{\mathbf{m}}(\mathbf{v})$ | $\mathbf{V}_{\mathbf{R M S}}(\mathbf{v})$ | $\mathbf{V}_{\mathbf{d c}}(\mathbf{v})$ | $\mathbf{I}_{\mathbf{D C}}$ <br> $\mathbf{= V d c} / \mathbf{R L}$ | $\mathbf{r}=\mathbf{V}_{\mathrm{ac}}$ <br> $\mathbf{V}_{\mathbf{d c}}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  |  |  |  |  |  |

## With Filter:

| S.NO | $\mathbf{R L}(\mathbf{O H M})$ | $\mathbf{V}_{\mathbf{m}(\mathbf{v})}$ | $\mathbf{V}_{\mathbf{R M S}}(\mathbf{v})$ | $\mathbf{V}_{\mathbf{d c}}(\mathbf{v})$ | $\mathbf{I}_{\mathbf{D C}}$ <br> $\mathbf{= V d c} / \mathbf{R L}$ | $\mathbf{r}=\mathbf{V}_{\mathrm{ac}}$ <br> $\mathbf{V}_{\mathbf{d c}}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  |  |  |  |  |  |

## PRECAUTIONS:

1. The primary and secondary side of the transformer should be carefully identified
2. The polarities of all the diodes should be carefully identified.

## RESULT:-

The ripple factor of the Full-wave rectifier (with filter and without filter) is calculated.

## THEVENIN'S THEOREM

## EX. NO: 8(a)

## AIM:

To verify the Thevenin's theorem for the given circuit.

## APPARATUS REQUIRED:

| S.NO | APPARATUS | TYPE | RANGE | QUANTITY |
| :---: | :--- | :---: | :---: | :---: |
| 1 | RPS | DC | $(0-30) \mathrm{V}$ | 1 |
| 2 | Resistor | - | $1 \mathrm{~K} \Omega$ | 3 |
| 3 | Ammeter | DC | $(0-10) \mathrm{mA}$ | 1 |
| 4 | Bread board | - | - | 1 |
| 5 | Connecting wires | - | - | Few |

## THEORY:

## THEVENIN'S THEOREM:

Any linear active network with output terminals C and D can be replaced by a single voltage source $(\mathrm{VTh}=\mathrm{VOc})$ in series with a single impedance $(\mathrm{ZTh}=\mathrm{Zi})$.

VTh is the Thevenin's voltage. It is the voltage between the terminals C and D on open circuit condition. Hence it is called open circuit voltage denoted by VOc.

ZTh is called Thevenin's impedance. It is the driving point impedance at the terminals C and D when all the internal sources are set to zero. In case of DC ZTh is replaced by RTh.


## Circuit Diagram for Thevenin's Theorem

## CALCULATION:

The Thevenin's equivalent circuit is,


$$
I_{L}=\frac{V_{T H}}{R_{T H}+R_{t}}
$$

## To Find RTH:


$R_{1}=1 \mathrm{~K}^{\Omega} ; \quad R_{2}=1 \mathrm{~K}^{\Omega} ;$
$\mathrm{RTH}=\underline{\mathrm{R} 1 * \mathrm{R} 2}$
R1+R2

## To Find VTH:


$l=\frac{V}{R_{\tau}}$
Let $\mathbf{V}=5 \mathrm{~V}$,
VTH=VBE

$$
\therefore I_{L}=\frac{V_{T H}}{R_{T H}+R_{L}}
$$

## PROCEDURE:

1. The circuit connections are given as per the circuit diagram.
2. Switch ON the power supply.
3. Initially set 5 V as input voltage from RPS.
4. The ammeter reading is noted and the value is tabulated.

Table:

```
Let V=5V
```

| S .NO | Voltage in Volts | Load Current in Amps |  |
| :--- | :--- | :--- | :--- |
|  |  | Theoretical Value | Practical Value |
|  |  |  |  |
|  |  |  |  |

## RESULT:

Thus the Thevenin's theorem for the given circuit is verified successfully.

## NORTON'S THEOREM

EX. NO: 8(b)

AIM:
To verify the Norton's theorem for the given circuit.

## APPARATUS REQUIRED:

| S.NO | APPARATUS | TYPE | RANGE | QUANTITY |
| :---: | :--- | :---: | :---: | :---: |
| 1 | RPS | DC | $(0-30) \mathrm{V}$ | 1 |
| 2 | Resistor | - | $1 \mathrm{~K} \Omega$ | 3 |
| 3 | Ammeter | DC | $(0-10) \mathrm{mA}$ | 1 |
| 4 | Bread board | - | - | 1 |
| 5 | Connecting wires | - | - | Few |

## THEORY:

## NORTON'S THEOREM:

Any linear active network with output terminals C and D can be replaced by a single current source $\operatorname{ISC}(\mathrm{IN})$ in parallel with a single impedance $(\mathrm{ZTh}=\mathrm{Zn})$.

ISC is the current through the terminals C and D on short circuit condition. ZTh is called Thevenin's impedance. In case of DC ZTh is replaced by RTh.

The current through impedance connected to the terminals of the Norton's equivalent circuit must have the same direction as the current through the same impedance connected to the original active network.


Circuit Diagram for Norton's Theorem

## CALCULATION:

The Norton's equivalent circuit is,


To Find RTH:

$R_{1}=1 \mathrm{~K}^{\Omega} ; \quad R_{2}=1 \mathrm{~K}^{\Omega} ;$
$\mathrm{RTH}=\underline{\mathrm{R} 1 * \mathrm{R} 2}$
R1+R2
To Find ISC:


## Let $V=5 \mathrm{~V}$

In the loop ABEFA by applying KVL,
$I_{1} R_{1}+\left(I_{1}-I_{S C}\right) R_{2}=V$
$I_{1} \times 1+\left(I_{1}-I_{S C}\right) \times 1=5$
$2 I_{1}-I_{S C}=5-\cdots-\cdots----$
In the loop BCDEB by applying KVL,
$\left(I_{1}-I_{S C}\right) R_{2}=V$
$\left(I_{1}-I_{S C}\right) \times 1=0$
$I_{1}-I_{S C}=0--\cdots------(2)$
From the equation (I) and (2),
$\dot{I}_{1} \stackrel{I_{S C}}{=}=5 \mathrm{~mA}$
$\mathrm{IL}=\underline{\mathrm{ISC} * \mathrm{RTH}}$
RTH + RL

## PROCEDURE:

1. The circuit connections are given as per the circuit diagram.
2. Switch ON the power supply.
3. Initially set 5 V as input voltage from RPS.
4. The ammeter reading is noted and the value is tabulated.

## RESULT:

Thus the Norton's theorem for the given circuit is verified successfully.

## KIRCHOFF'S VOLTAGE LAW

EX. NO: 9(a)

AIM:
To verify the Kirchoff's Voltage Law (KVL) for the given circuit.

## APPARATUS REQUIRED:

| S.NO | APPARATUS | TYPE | RANGE | QUANTITY |
| :---: | :--- | :---: | :---: | :---: |
| 1 | RPS | DC | $(0-30) \mathrm{V}$ | 1 |
| 2 | Resistor | - | $1 \mathrm{~K} \Omega$ | 3 |
| 3 | Voltmeter | DC | $(0-10) \mathrm{V}$ | 3 |
| 4 | Bread board | - | - | 1 |
| 5 | Connecting wires | - | - | Few |

## FORMULA USED:

## 1. CURRENT DIVISION RULE:

## I = TOTAL CURRENT X OPPOSITE RESISTANCE TOTAL RESISTANCE

## 2. OHM'S LAW:

$$
\mathrm{V}=\mathrm{IR}
$$

Where, $\quad \mathrm{V}=$ Voltage in Volts
$\mathrm{I}=$ Current in Amperes

$$
\mathrm{R}=\text { Resister in Ohms }
$$

## THEORY:

## KIRCHOFF'S VOLTAGE LAW:

It states that the algebraic sum of all the voltages in a closed loop is equal to zero.

$$
\sum \mathrm{V}=0
$$

## CALCULATION:

$$
\begin{aligned}
R_{1} & =1 \mathbf{K}^{\Omega} ; R_{2}=\mathbf{1} \mathbf{K}^{\Omega} ; R_{3}=\mathbf{1} \mathbf{K}^{\Omega} \\
R_{T} & =R_{3}+R_{p} \\
& =R_{3}+\frac{R_{1} R_{2}}{R_{1}+R_{2}} \\
I & =\frac{V}{R_{T}}
\end{aligned}
$$

Let $\mathrm{V}=5 \mathrm{~V}$,
$\mathrm{I} 1=\frac{\mathrm{I} * \mathrm{R} 2}{\mathrm{R} 1+\mathrm{R} 2}$

V1=I1*R1
In the loop ABEFA,

$$
V=V_{3}+V_{1}
$$



## Circuit Diagram for Kirchoff's Voltage Law

## PROCEDURE:

## KIRCHOFF'S VOLTAGE LAW:

1. The circuit connections are given as per the circuit diagram.
2. Switch ON the power supply.
3. Initially set 5 V as input voltage from RPS.
4. The voltmeter readings are noted and the values are tabulated.
5. The same procedure is repeated for various values.

Table:

## RESULT:

Thus the Kirchoff's Voltage Law (KVL) for the given circuit is verified.

## KIRCHOFF'S CURRENT LAW

EX. NO: 9(b)

## AIM:

To verify the Kirchoff's Current Law (KCL) for the given circuit.

## APPARATUS REOUIRED:

| S.NO | APPARATUS | TYPE | RANGE | QUANTITY |
| :---: | :--- | :---: | :---: | :---: |
| 1 | RPS | DC | $(0-30) \mathrm{V}$ | 1 |
| 2 | Resistor | - | $1 \mathrm{~K} \Omega$ | 3 |
| 3 | Ammeter | DC | $(0-30) \mathrm{mA}$ | 3 |
| 4 | Bread board | - | - | 1 |
| 5 | Connecting wires | - | - | Few |

## FORMULA USED:

## 1. CURRENT DIVISION RULE:

## I = TOTAL CURRENT X OPPOSITE RESISTANCE TOTAL RESISTANCE

## 2. OHM'S LAW:

$$
V=I R
$$

$$
\text { Where, } \quad \begin{aligned}
\mathrm{V} & =\text { Voltage in Volts } \\
\mathrm{I} & =\text { Current in Amperes } \\
\mathrm{R} & =\text { Resister in Ohms }
\end{aligned}
$$

## THEORY:

## KIRCHOFF'S CURRENT LAW:

It states that the algebraic sum of the currents meeting at a node is equal to zero.
$\sum$ Current flow towards the node $=\sum$ Current flow away from the node

## CALCULATION:

$R_{1}=\mathbf{1 K}{ }^{\Omega} ; \quad R_{2}=\mathbf{1 K}{ }^{\Omega} ; \quad R_{3}=\mathbf{1 K}{ }^{\Omega}$
$R_{T}=R_{3}+R_{P}$

$$
\begin{aligned}
& \quad=R_{3}+\frac{R_{1} R_{2}}{R_{1}+R_{2}} \\
& I=\frac{V}{R_{\tau}} \\
& \text { Let } \mathbf{V}=\mathbf{5} \mathbf{V}, \\
& \mathrm{I} 1=\frac{\mathrm{I} * \mathrm{R} 2}{\mathrm{R} 1+\mathrm{R} 2}
\end{aligned}
$$

At node $B$ the current $=\mathrm{I}=\mathrm{I} 1+\mathrm{I} 2$


Circuit Diagram for Kirchoff's Current Law

## PROCEDURE:

## KIRCHOFF'S CURRENT LAW:

1. The circuit connections are given as per the circuit diagram.
2. Switch ON the power supply.
3. Initially set 5 V as input voltage from RPS.
4. The ammeter readings are noted and the values are tabulated.
5. The same procedure is repeated for various values.

Table:

| S.NO | Applied voltage | Current in amps |  |  |
| :--- | :--- | :---: | :---: | :---: |
|  |  | I1 | I2 | I=I1+I2 |
|  |  |  |  |  |
|  |  |  |  |  |

## RESULT:

Thus the Kirchoff's Current Law (KCL) for the given circuit is verified.

## SUPERPOSITION THEOREM

## EX. NO: 10

## AIM:

To verify the superposition theorem for the given circuit.

## APPARATUS REQUIRED:

| S.NO | APPARATUS | TYPE | RANGE | QUANTITY |
| :---: | :--- | :---: | :---: | :---: |
| 1 | RPS | DC | $(0-30) \mathrm{V}$ | 2 |
| 2 | Resistor | - | $1 \mathrm{~K} \Omega, 2 \mathrm{~K}, 10$ <br> K | 3 |
| 3 | Ammeter | DC | $(0-50) \mathrm{mA}$ | 1 |
| 4 | Bread board | - | - | 1 |
| 5 | Connecting wires | - | - | Few |

## THEORY:

## SUPERPOSITION THEOREM:

The superposition theorem for electrical circuits states that the total current in any branch of a bilateral linear circuit equals the algebraic sum of the currents produced by each source acting separately throughout the circuit.

To ascertain the contribution of each individual source, all of the other sources first must be "killed" (set to zero) by:

1. replacing all other voltage sources with a short circuit (thereby eliminating difference of potential. i.e. $\mathrm{V}=0$ )
2. replacing all other current sources with an open circuit (thereby eliminating current. i.e. $\mathrm{I}=0$ )

This procedure is followed for each source in turn, and then the resultant currents are added to determine the true operation of the circuit. The resultant circuit operation is the superposition of the various voltage and current sources.


| S.No | E1 | E2 | Load current across the branch AB <br> (mA) |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  | Theoritical | Practical |
|  |  |  |  |  |

## E1 SOURCE IS



## CALCULATION:

$R_{1}=1 \mathrm{~K}^{\Omega} ; \quad R_{2}=1 \mathrm{~K}^{\Omega} ; \quad R_{3}=1 \mathrm{~K}^{\Omega}$
$R_{T}=R_{1}+R_{P}$
$=R_{1}+\frac{R_{2} R_{3}}{R_{2}+R_{3}}$
$I=\frac{V}{R_{\tau}}$
Let $\mathrm{V}=5 \mathrm{~V}$,
$I_{A B 1}=I X \frac{R_{3}}{R_{2}+R_{3}}=3.3 \times 10^{-3} \times \frac{1000}{1000+1000}$

Table:

| S.No | E1 voltage(Volts) | Load current across the branch <br>  |  |
| :---: | :---: | :---: | :---: |
|  |  | Theoritical | Practical |
|  | 5 |  |  |

## E2 SOURCE IS ACTING:



## CALCULATION:

$R_{1}=1 \mathrm{~K}^{\Omega} ; \quad R_{2}=1 \mathrm{~K}^{\Omega} ; \quad R_{3}=1 \mathrm{~K}^{\Omega}$
$R_{T}=R_{3}+R_{P}$
$=R_{3}+\frac{R_{2} R_{2}}{R_{1}+R_{2}}$
$I=\frac{V}{R_{\tau}}$
Let $\mathrm{V}=10 \mathrm{~V}$,
$I_{A B 2}=I X \frac{R_{3}}{R_{2}+R_{3}}=6.66 \times 10^{-3} \times \frac{1000}{1000+1000}$

## Table:

| S.No | E2 voltage(Volts) | Load current across the branch <br> AB (mA) |  |
| :---: | :---: | :---: | :---: |
|  |  | Theoritical | Practical |
|  | 10 |  |  |

## E1 and E2 SOURCES ARE ACTING:

$I_{A B}=I_{A B 1}+I_{A B 2}$

## RESULT:

Thus the superposition theorem for the given circuit is verified.

## MAXIMUM POWER TRANSFER THEOREM

## EX. NO: 11(a)

## AIM:

To verify the maximum power transfer theorem for the given circuit.

## APPARATUS REQUIRED:

| S.NO | APPARATUS | TYPE | RANGE | QUANTITY |
| :---: | :--- | :---: | :---: | :---: |
| 1 | RPS | DC | $(0-30) \mathrm{V}$ | 1 |
| 2 | Resistor | - | $1 \mathrm{~K} \Omega$ | 2 |
| 3 | Variable Resistor |  | $1 \mathrm{~K} \Omega$ | 1 |
| 4 | Ammeter | DC | $(0-10) \mathrm{mA}$ | 1 |
| 5 | Bread board | - | - | 1 |
| 6 | Connecting wires | - | - | Few |

## THEORY:

## MAXIMUM POWER TRANSFER THEOREM:

In electrical engineering, the maximum power (transfer) theorem states that, to obtain maximum external power from a source to a load with a finite internal resistance, the resistance of the load must be made the same as that of the source.

The theorem applies to maximum power, and not maximum efficiency. If the resistance of the load is made larger than the resistance of the source, then efficiency is higher, since most of the power is generated in the load, but the overall power is lower since the total circuit resistance goes up.

If the internal impedance is made larger than the load then most of the power ends up being dissipated in the source, and although the total power dissipated is higher, due to a lower circuit resistance, it turns out that the amount dissipated in the load is reduced.


## Circuit Diagram for Maximum Power Transfer Theorem

## CALCULATION:

## To Find RTH:


$R_{1}=1 \mathrm{~K}^{\Omega} ; \quad R_{2}=1 \mathrm{~K}^{\Omega} ;$
$R_{T H}=\frac{R_{1} R_{2}}{R_{1}+R_{2}}=\frac{1000 \times 1000}{1000+1000}$
To Find VTH:

$I=\frac{V}{R_{T}}$

Let $\mathrm{V}=5 \mathrm{~V}$,
$V_{T H}=V_{B E}=5-1 K X I$

$$
\therefore I_{L}=\frac{V_{T H}}{2 X R_{T H}}=\frac{2.5}{2 X 500}=2.5 \mathrm{~mA}
$$

$\therefore P_{\text {max }}=I_{L}^{2} \times R_{T H}=2.5 \times 10^{-3} \times 2.5 \times 10^{-3} \times 500$
$\therefore L$ oad Resistance $R_{L}=$

## PROCEDURE:

1. The circuit connections are given as per the circuit diagram.
2. Switch ON the power supply.
3. Initially set 5 V as input voltage from RPS.
4. The ammeter reading is noted for various values of load resistance and the values are tabulated.
5. The load resistance for the maximum power is obtained from the table.

## Table:

Let $V=5 \mathrm{~V}$

| S.No | Resistance(RL) <br> in Ohms | Current(IL) <br> in mA | Power (IL²RL) <br> in mW |
| :---: | :---: | :---: | :---: |
| 1 | 100 |  |  |
| 2 | 200 |  |  |
| 3 | 300 |  |  |
| 4 | 400 |  |  |
| 5 | 500 |  |  |
| 6 | 700 |  |  |
| 7 | 900 |  |  |

## RESULT:

Thus the maximum power transfer theorem for the given circuit is verified successfully.

## RECIPROCITY THEOREM

EX. NO: 11(b)

## AIM:

To verify the reciprocity theorem for the given circuit.

## APPARATUS REQUIRED:

| S.NO | APPARATUS | TYPE | RANGE | QUANTITY |
| :---: | :--- | :---: | :---: | :---: |
| 1 | RPS | DC | $(0-30) \mathrm{V}$ | 1 |
| 2 | Resistor | - | $1 \mathrm{~K} \Omega$ | 4 |
| 3 | Ammeter | DC | $(0-5) \mathrm{mA}$ | 1 |
| 4 | Bread board | - | - | 1 |
| 5 | Connecting wires | - | - | Few |

## THEORY:

## RECIPROCITY THEOREM:

The reciprocity theorem states that if an emf ' $E$ ' in one branch of a reciprocal network produces a current I in another, then if the emf ' $E$ ' is moved from the first to the second branch, it will cause the same current in the first branch, where the emf has been replaced by a short circuit. We shall see that any network composed of linear, bilateral elements (such as $\mathrm{R}, \mathrm{L}$ and C ) is reciprocal.

## Before interchanging:



## CALCULATION:

## Let $\mathrm{V}=5 \mathrm{~V}$

In the loop ABEF by applying KVL,
$I_{1} R_{1}+\left(I_{1}-I\right) R_{2}=V$
$I_{1} \times 1+\left(I_{1}-I\right) \times 1=5$
$2 I_{1}-I=5-----------$
In the loop BCDE by applying KVL,
$I R_{3}+I R_{4}-\left(I_{1}-I\right) R_{2}=V$
$I X 1+I X 1-\left(I_{1}-I\right) \times 1=0$
$-I_{1}+3 I=0----------(2)$
$\mathrm{D}=\left|\begin{array}{cc}2 K & -1 K \\ -1 K & 3 K\end{array}\right|=6 K^{2}-1 K^{2}=5 K^{2}=5 \times 10^{6}$
$D_{2}=\left|\begin{array}{cc}2 K & 5 \\ -1 K & 0\end{array}\right|=5 K=5 \times 10^{3}$
$I=\frac{D_{2}}{D}=\frac{5 \times 10^{3}}{5 \times 10^{6}}=1 \mathrm{~mA}$

## PROCEDURE:

1. The circuit connections are given as per the circuit diagram.
2. Switch ON the power supply.
3. Initially set 5 V as input voltage from RPS.
4. The ammeter reading is noted and tabulated.

Table for before interchanging:

| $\mathbf{V}$ (Volts) | Current (mA) |  |
| :---: | :---: | :--- |
|  | Theoritical | Practical |
| 5 |  |  |

## After interchanging:



## Circuit Diagram for Reciprocity Theorem

## CALCULATION:

Let $\mathrm{V}=5 \mathrm{~V}$.
In the loop ABEFA by applying KVL,
$I R_{1}-\left(I_{1}-I\right) R_{2}=V$
$I X 1-\left(I_{1}-I\right) \times 1=0$
$-I_{1}+2 I=0$
In the loop BCDE B by applying KVL,
$I_{1} R_{4}+I_{1} R_{3}+\left(I_{1}-I\right) R_{2}=V$
$I_{1} \times 1+I_{1} \times 1+\left(I_{1}-I\right) \times 1=5$
$3 I_{1}-I=5---------(2)$
$\mathrm{D}=\left|\begin{array}{cc}-1 K & 2 K \\ 3 K & -1 K\end{array}\right|=1 K^{2}-6 K^{2}=-5 K^{2}=-5 \times 10^{6}$
$D_{2}=\left|\begin{array}{cc}-1 K & 0 \\ 3 K & 5\end{array}\right|=-5 K-0=-5 \times 10^{3}$
$I=\frac{D_{2}}{D}=\frac{-5 \times 10^{3}}{-5 \times 10^{6}}=1 \mathrm{~mA}$

## PROCEDURE:

1. The circuit connections are given as per the circuit diagram.
2. Switch ON the power supply.
3. Initially set 5 V as input voltage from RPS.
4. The ammeter reading is noted and tabulated.

Table for before interchanging:

| V (Volts) | Current (mA) |  |
| :---: | :---: | :--- |
|  | Theoritical | Practical |
| 5 |  |  |

## RESULT:

Thus the reciprocity theorem for the given circuit is verified successfully.

## FREOUENCY RESPONSE OF RESONANCE CIRCUIT

## EX. NO: 12

## AIM:

To analyze the frequency response of series and parallel resonance circuits.

## APPARATUS REQUIRED:

| S.NO | APPARATUS | TYPE | RANGE | QUANTITY |
| :---: | :--- | :---: | :---: | :---: |
| 1 | Function | AC | $(1 \mathrm{~Hz}-$ <br> $3 \mathrm{MHz})$ | 1 |
| 2 | Resistor | AC | $600 \Omega$ | 1 |
| 3 | Inductor | AC | 101.4 mH | 1 |
| 4 | Capacitor | AC | 0.01 mF | 1 |
| 5 | Ammeter | AC | $(0-10) \mathrm{mA}$ | 1 |
| 7 | Bread board | - | - | 1 |
| 7 | Connecting wires | - | - | Few |

## THEORY:

The resonance of a RLC circuit occurs when the inductive and capacitive reactance are equal in magnitude but cancel each other because they are 180 degrees apart in phase. The sharp minimum in impedance which occurs is useful in tuning applications. The sharpness of the minimum depends on the value of $R$.

The frequency at which the reactance of the inductance and the capacitance cancel each other is the resonant frequency (or the unity power factor frequency) of this circuit. This occurs at

$$
f_{r}=\frac{1}{2 \pi \sqrt{L C}}
$$

## SERIES RESONANCE:



## Circuit Diagram for Series Resonant

## CALCULATION:

$\mathrm{R}=600 \Omega$
$\mathrm{L}=101.4 \mathrm{mH}$
$\mathrm{C}=0.01 \mu \mathrm{~F}$
$\therefore$ The resonant frequency is,
$f_{r}=\frac{1}{2 \pi \sqrt{L C}}=\frac{1}{2 \pi \sqrt{101.4 \times 10^{-3} \times 0.01 \times 10^{-6}}}=5 \mathrm{KHz}$

## PROCEDURE:

1. The circuit connections are given as per the circuit diagram.
2. Switch ON the power supply.
3. The input is given in the form of $\sin$ wave by function generator.
4. The amplitude of the response across the resistor is noted for various frequency ranges.
5. The current is calculated and tabulated.

## Table:

| S.N | Frequncy | Output <br> voltage <br> $(\mathrm{KHz})$ | $\mathrm{I}=\mathrm{V} / \mathrm{R}$ <br> $(\mathrm{mA})$ |
| :---: | :---: | :---: | :---: |
| 1 | 1 |  |  |
| 2 | 2 |  |  |
| 3 | 2.5 |  |  |
| 4 | 3 |  |  |
| 5 | 4.5 |  |  |
| 6 | 6 |  |  |
| 7 | 7 |  |  |
| 8 | 8 |  |  |



Frequency Response of Series Resonance Circuit

## PARALLEL RESONANCE:



## Circuit Diagram for Parallel Resonant

## CALCULATION:

$\mathrm{R}=600 \Omega$
$\mathrm{L}=101.4 \mathrm{mH}$
$\mathrm{C}=0.01 \mu \mathrm{~F}$
$\therefore$ The resonant frequency is,
$f_{r}=\frac{1}{2 \pi \sqrt{L C}}=\frac{1}{2 \pi \sqrt{101.4 \times 10^{-3} \times 0.01 \times 10^{-6}}}=5 \mathrm{KHz}$

## PROCEDURE:

1. The circuit connections are given as per the circuit diagram.
2. Switch ON the power supply.
3. The input is given in the form of $\sin$ wave by function generator.
4. The amplitude of the response across the resistor is noted for various frequency ranges.
5. The current is calculated and tabulated.

## Table:

| S.No | Frequency <br> $(\mathrm{KHz})$ | Output <br> voltage <br> (Volts) | I = V / R <br> $(\mathrm{mA})$ |
| :---: | :---: | :---: | :---: |
| 1 | 1 |  |  |
| 2 | 1.8 |  |  |
| 3 | 2.5 |  |  |
| 4 | 3 |  |  |
| 5 | 4 |  |  |
| 6 | 5.2 |  |  |
| 7 | 7 |  |  |
| 8 | 8 |  |  |



Frequency Response of Parallel Resonance Circuit

## RESULT:

Thus the frequency response of series and parallel resonant circuits are analyzed

